I. INTRODUCTION
The most computationally intensive part of the digital front-end of a wireless communication receiver is the channelizer since it operates at the highest sampling rate [1] . Channelization in receivers involves the extraction of multiple narrowband channels from a wideband signal using several bandpass filters called channel filters. The channel filter must have very narrow transition band and considerable stopband attenuation to meet the stringent adjacent channel attenuation requirements of wireless communications standards. Therefore, FIR filters with large number of taps (typically 200 to 1200 taps) are employed in the channelizer. Furthermore, the channel filters must have low power consumption and high-speed.
The complexity of FIR filters is dominated by coefficient multiplication operation. The number of partial product adders needed for coefficient multiplications and the critical path length (number of adder-steps in a maximal path of decomposed multiplications) of the multiplier are the two metrics commonly used in literature to analyze the complexity of FIR filters. Hence, the methods that minimize the complexity of multiplication in FIR filters focus on reducing the number of adders and critical path length (CPL) used to implement the multipliers. Among the low complexity FIR multiplier methods, the common subexpression elimination (CSE) techniques [2] [3] [4] [5] [6] [7] produced good tradeoff between reductions of adders and critical path lengths (CPLs). The basic philosophy of CSE approach is to eliminate redundant computations in multiplier blocks by employing the most common subexpressions (CSs) that exist in the canonic signed digit (CSD) representation of coefficients. However the CSE techniques have not addressed the issue of minimizing the complexity of each adder of the multiplier, which is significant in low power implementations. In our recent work [8] , we have shown that the number of full adders (FAs) needed to realize the adders used in coefficient multipliers can be considerably reduced by using a novel coefficient-partitioning method (CPM). The basic idea of CPM is that when multiplication is realized using shifts and adds, the adder width (number of FAs in an adder) can be minimized by limiting the shifts of the operands to shorter lengths. The CPM offered an average full adder reduction of 30% for FIR filters over conventional CSE methods. In [9] , we have proposed a binary subexpression elimination (BSE) method based on binary representation of coefficients which produced improved adder reductions for coefficient multipliers compared to the CSD-based CSE methods [2] [3] [4] [5] [6] [7] .
In this paper, we apply the coefficient-partitioning technique in [8] to our BSE method [9] . We refer the CPM in [8] as CSE-CPM and the proposed method is called BSE-CPM in the remainder of this paper. The main difference between the method in [8] and the proposed method is that the former is based on CSD coefficients whereas the latter is based on binary representation of coefficients. We show that proposed BSE-CPM offers good reductions of full adders, power consumption and delay compared to [8] and other existing CSE methods. The remainder of this paper is organized as follows. Section II reviews the coefficient-partitioning technique. The proposed BSE-CPM is presented in Section III. The design examples are shown in Section IV. In Section V, the synthesis results are presented. Section VI provides our conclusions.
II. REVIEW OF COEFFICIENT-PARTITIONING METHOD
In this section, we briefly review the CPM [8] . The key idea in CPM is to reduce the ranges (bit length) of the operands so that the adder width can be reduced which in turn minimizes the number of FAs. Firstly, the CSD coefficient is expressed using CSs and then coded using a pseudo floating-point (PFP) representation. The resulting expression is then partitioned into two parts for further reduction of range.
The coefficient h k =0.0000101001010101, is used as an example to illustrate the CPM. First, the direct-CSE implementation (CSE without coefficient-partitioning) of h k is discussed, followed by the CPM and their comparison. The pattern [ (1) Fig. 1 shows the multiplier using direct-CSE. An adder that adds two n-bit numbers requires at the most (n+1) FAs to compute the sum. The adder assumed is a ripple carry adder and the expression for computing the numbers of FAs are given by [8] :
Case I: Odd number of operands: The number of FAs, , 0 N required to compute the output corresponding to a coefficient with n operands can be determined using the expression, 
where n r is the range (number of bits) of the nth operand and s 
Case II: Even number of operands:
The number of FAs, ), ( e N required to compute the output corresponding to a coefficient with n operands is given by [7] : 
The numerals in brackets alongside the adders in Fig. 1 In next section, we apply the coefficient-partitioning technique originally proposed for CSDbased CSE methods [2] [3] [4] [5] [6] [7] to our recently proposed BSE and show that improved FA reductions can be achieved using proposed BSE-CPM.
III. PROPOSED BSE-CPM
The BSE method [9] deals with the elimination of redundant Binary Common Subexpressions x by a right shift operation (without using any extra adders):
Also, 6 x can be obtained from 5 x using an adder: . x The number of adders required for all the possible n-bit binary subexpressions is
. The number of adders needed to implement the coefficient multipliers using the BSE [9] is considerably less than the CSD-based CSE methods in [1] - [6] . The issue of minimizing the number of FAs needed to realize each adder was not addressed in [9] . Here, we apply the coefficient-partitioning technique to BSE-coded filter coefficients in order to reduce the number of FAs needed to realize each adder in BSE.
A. BSE-CPM Procedure
The procedure of the proposed BSE-CPM is as follows.
Step 1) Design the filter of length N according to the desired specification.
Step 2) Obtain the binary representation of the coefficients for a desired word length. Set k = 0.
Step 3 Step 4) Express the filter output corresponding to
Step 5) Partition the span part into two sub-coefficients of length
if M is odd). Scale the latter sub-coefficients by its order.
Step
Step 3. Otherwise, terminate the program.
B. Power Consumption
Let the average power consumed in a single bit full addition (subtraction) is denoted by add P . If N FAs are required for the implementation of symmetric half coefficients of an FIR filter, the net average power dissipated is:
Let add n τ denotes n bit full adder delay. For comparison, the adders will be modeled as ripplecarry adders consisting of cascaded one-bit full adders, add n τ can therefore be approximated as:
where cout τ is the greatest of the delays from any input of the FA to its Carry-out output, sum τ is the delay from the Carry-in input of the FA to its Sum output and N is the total number of FAs Table I . The values of the parameters in Table I are obtained using HSIM simulation. 
IV. DESIGN EXAMPLES
In this section, we present examples of implementing channel filters for the D-AMPS and the PDC receivers using our BSE-CPM. We provide comparisons with the best known CSE method [6] (which resulted in least number of adders compared to other CSE methods) and the best known algorithm which resulted in least number of full adders [8] . produced by the CSE method [6] and the CSE-CPM [8] Table II shows the comparison of power consumption and delay of the D-AMPS filters with coefficient wordlength of 16 bits. The average reductions of power consumption achieved using proposed BSE-CPM over the CSE method [6] and the CSE-CPM [8] are 62.7% and 26.3% respectively. The proposed method achieves speed improvements of 62.7% and 26.3% over the CSE method [6] and CSE-CPM [8] . and proposed BSE-CPM are 31.25%, 60.7% and 74.54% respectively.
The reduction of FAs over the direct implementation in designing the channel filters with 24-bit coefficient wordlength, for different filter lengths are shown in Fig. 6 . For the filter with 1000 taps, the FA reduction produced by the CSE method [6] , CSE-CPM [8] and proposed BSE-CPM are 33%, 71.6% and 77.1% respectively. The average reductions of FAs for different filter lengths achieved using the CSE method [6] , CSE-CPM [8] and proposed BSE-CPM are 29.6%, 70.03%
and 74.7% respectively.
It can be seen from Figures 3 to 6 that, the FA reductions achieved using the proposed BSE-CPM are larger for higher order filters (greater than 450 taps). The reason for greater FA reductions achieved using our BSE-CPM over CSD-CSE can be explained as follows. The cost of any CSE method (including our BSE) mainly depends on three factors -the total number of nonzero bits in the coefficient set N nz , the number of common subexpressions (CSs) that can be formed from the non-zero bits N cs and the number of unpaired bits N up (bits that do not form CSs).
Then the number of adders required in CSE technique, N A , is given by Table III shows the comparison of power consumption and delay of the PDC filters. The average reductions of power consumption achieved using proposed BSE-CPM over the CSE method [6] and the CSE-CPM [8] are 63.4% and 36.9% respectively. The proposed method achieves speed improvements of 63.45% and 37% over the CSE method [6] and CSE-CPM [8] .
V. SYNTHESIS RESULTS
In this section, the synthesis results of the proposed BSE-CPM method are presented and compared with NR-SCSE [6] and CSD-CPM [8] . We have done the synthesis using Synopsis tool for three different filter specifications of T1, T2 and T3 on 0. Table IV .
From Table IV , it can be seen that the proposed method shows inferior results compared to NR-SCSE [6] and CSD-CPM [8] for lower order filter, T1. But for the filter specifications, T2 and T3, which is having higher order, the proposed method results in better area reduction and power consumption than NR-SCSE [6] and CSD-CPM [8] . The proposed BSE-CPM method offers area reductions of 8.85% over NR-SCSE [6] and 3.5% over CSD-CPM [8] . Similarly, the proposed BSE-CPM method offers average power reductions of 22.11% over NR-SCSE [6] and 0.95% over CSD-CPM [8] . It can be concluded from Table IV that, for higher order filters, the proposed BSE-CPM method offers much better reduction in area and power than the methods in [6] and [8] . In general, the larger the number of filter taps, the higher will be the power consumption. This is based on the fact that, the number of multiplications in a filter is directly proportional to the number of filter taps (coefficients). When the multiplications are implemented using shifters and adders, the power consumption is dominated and proportional to the number of adders (shifters are relatively less complex than adders). The number of adders needed to implement the multiplier in turn depends on the number of nonzero bits in the binary representation of the coefficients. When common subexpression elimination (CSE) is employed to reduce the number of adders, the actual number of final adders needed (i.e., adders after applying CSE) is inversely proportional to the number of nonzero bits that form the subexpressions and directly proportional to the number of nonzero bits that are unable to form subexpressions. Thus the adder reduction depends not only on the number of filter taps but also on the distribution of nonzero bits in the coefficients (subexpression formation is dependent on the distribution of nonzero bits). We have noticed that, even though the number of taps is more (1180 taps compared to 940 taps in Table II and 120 taps compared to 90 taps in Table IV ), these longer filters have following advantages (based on statistical observations):
(1) Ability to form more binary subexpressions (compared to relatively shorter filters) leaving fewer number of ungrouped nonzero bits. Both the above-mentioned advantages account for the reduced power consumption for 1180 taps compared to 940 taps and 120 taps compared to 90 taps.
VI. CONCLUSIONS
We have proposed a coefficient-partitioning based binary subexpression elimination method for implementing low power and high-speed channel filters for wireless communication receivers.
The design examples show that the proposed method achieved 23% average reductions of full adder and power consumption and 23.3% reduction of delay over the best existing method (CSE-CPM [8] ). Our method could be employed to realize any FIR filters, and need not be restricted to wireless communications. However, the hardware reductions achieved using BSE method are superior particularly for higher-order FIR filters. Therefore, our method in this paper is best suited for channel filters of wireless communication receivers, which require large number of taps to meet the stringent adjacent channel attenuation specifications. Our future work would focus on incorporating reconfigurability to the proposed method by suitably modifying the constant shifts method (CSM) based reconfigurable filter architecture that we recently proposed in [11] for software radio receiver applications.
Reviewer's Comments (RC) and Author Reply (AR)
The authors would like to thank the anonymous reviewers for their valuable comments which helped to improve the quality of the paper. Author reply (RC) to Reviewers' comments (RC) is given below. 
AR:
We agree that the reconfigurability issues are not covered in the paper. Reviewer-2 also pointed out this aspect and suggested to generalize the paper title and material as a low power technique for implementing FIR channel filters (by removing the term 'SDR'). The proposed method can be used to realize channel filters in wireless communication receivers where the filter specifications are known beforehand. Accordingly, the term 'SDR' has been replaced by the term 'wireless communication receiver' in the title and the text. Also, we have revised the conclusions section (Section VI) with a remark on the possibility of incorporating reconfigurability to the proposed method using our recently proposed reconfigurable architecture in [11] .
The last part of Section VI (page 14) has been revised by adding "Our future work would focus on incorporating reconfigurability to the proposed method by suitably modifying the constant shifts method (CSM) based reconfigurable filter architecture that we recently proposed in [11] for software radio receiver applications".
RC: In Fig. 4 AR: Fig. 4 shows the percentage reduction of FAs in designing the D-AMPS channel filter with 24-bit coefficient word length. But Table II shows the power consumption for D-AMPS channel filter with 16-bit coefficient wordlength. Note that the power consumption and delay results shown in Table II correspond to the FA reduction of the 16-bit filter coefficients shown in Fig. 3 (not that of the 24-bit filter coefficients in Fig. 4 ). The power reductions of 16-bit filter coefficients shown in Table II are proportional to the FA reduction of 16-bit filter coefficients shown in Fig. 3 (Fig. 3 clearly shows the number of FAs is less for the proposed BSE-CPM compared to CSE-CPM). Therefore, the power consumption results are in line with equations 4 and 5.
In order to have better clarity, we have amended the caption of Table II Table II AR: We agree that, in general, the larger the number of filter taps, the higher will be the power consumption. This is based on the fact that, the number of multiplications in a filter is directly proportional to the number of filter taps (coefficients). When the multiplications are implemented using shifters and adders, the power consumption is dominated and proportional to the number of adders (shifters are relatively less complex than adders). The number of adders needed to implement the multiplier in turn depends on the number of nonzero bits in the binary representation of the coefficients. When common subexpression elimination (CSE) is employed to reduce the number of adders, the actual number of final adders needed (i.e., adders after applying CSE) is inversely proportional to the number of nonzero bits that form the subexpressions and directly proportional to the number of nonzero bits that are unable to form subexpressions. Thus the adder reduction depends not only on the number of filter taps but also on the distribution of nonzero bits in the coefficients (subexpression formation is dependent on the distribution of nonzero bits). We have noticed that, even though the number of taps is more (1180 taps compared to 940 taps in Table II and 120 taps compared to 90 taps in Table IV) , these longer filters have following advantages (based on statistical observations):
(3) Ability to form more binary subexpressions (compared to relatively shorter filters) leaving fewer number of ungrouped nonzero bits. (4) The new coefficients are either zero or they possess fewer numbers of nonzero bits with all nonzero bits clustered near the least significant bit locations due to their low magnitude values. This is because the magnitudes of the end-coefficients will decrease with the filter length (number of taps) and only fewer nonzero bits are needed to encode the small magnitude end-coefficients and these nonzero bits would occur as LSB bits (closely clustered). 'End-coefficients' are the last few coefficients of a filter. For example, the coefficients h(45) to h(59) of a 120-tap filter are 'end-coefficients' (Note that the coefficients h(0) to h(59) are symmetric with h(60) to h(119) for an FIR filter).
Both the above-mentioned advantages account for the reduced power consumption for 1180 taps compared to 940 taps and 120 taps compared to 90 taps.
To clarify above mentioned point, we have added above explanation to the last paragraph of Section V on page 13. 
The term 'SDR' has been replaced by the term 'wireless communication receiver' in the title and the text. We agree that the reconfigurability issues are not covered in the paper. The proposed method can be used to realize channel filters in wireless communication receivers where the filter specifications are known beforehand. Also, we have revised the conclusions section (Section VI) with a remark on the possibility of incorporating reconfigurability to the proposed method using our recently proposed reconfigurable architecture in [11] .
The last part of Section VI (page 14) has been revised by adding "Our future work would focus on incorporating reconfigurability to the proposed method by suitably modifying the constant shifts method (CSM) based reconfigurable filter architecture that we recently proposed in [11] for software radio receiver applications". AR: We revised the paper by including the analysis of the results shown in Figures 3 to 6 . The following paragraph has been added for clarification in Section IV, last paragraph of Example 2 on pages 9 and 10:
"It can be seen from Figures 3 to 6 that, the FA reductions achieved using the proposed BSE-CPM are larger for higher order filters (greater than 450 taps). The reason for greater FA reductions achieved using our BSE-CPM over CSD-CSE can be explained as follows. The cost of any CSE method (including our BSE) mainly depends on three factors -the total number of nonzero bits in the coefficient set N nz , the number of common subexpressions (CSs) that can be formed from the non-zero bits N cs and the number of unpaired bits N up (bits that do not form CSs). where α , β and γ are the weights of N nz , N cs and N up respectively. In [9] , we have done a statistical analysis of coefficients for FIR filters of various passband and stopband edge specifications to determine the impact of above three factors on the number of adders needed to implement the coefficient multipliers. Filters of different lengths (20, 50, 80, 120, 200, 400 and 800 taps) and wordlengths (12, 16, 20 and 24 bits) were analyzed for obtaining the weights α , β and γ in (6) . Based on our statistical analysis of above filters, we obtained the average values of α , β and γ as 0.2345, 0.6643 and 4.0487 respectively. It can be noted from (6) that, the weight for N up is substantially larger compared to the weights of N nz and N cs . Therefore the number of adders is largely dependent on N up . In [9] , we have also compared the average N up values for the binary and CSD filter coefficient representations. It was found that, in the case of CSD representation, the values of N up are found on the higher side compared to binary representation of filter coefficients especially for higher order filters and the average reduction of N up for binary filter coefficients over CSD values is found to be 67%. This larger reduction of N up for binary representation of coefficients for higher order filters account for the reduction of number of adders (N A ) and consequently the number of FAs in proposed BSE-CPM".
